josuah.net | panoramix-labs.fr

cv | links | quotes | ascii | tgtimes | gopher | mail

Memes: #fpga #verilog #yosys #nextpnr

Because /r/FPGAMemes is not active anymore, I will publish some here.

Implementing Clock Domain Crossing from Scratch

NextPNR says Tight Timing?

Replace "countdown" by "register" at the end.

Yosys internals