josuah.net | panoramix-labs.fr
git | cv | links | quotes | ascii | tgtimes | gopher | mail
I am a contractor living in Vitré, France, working from remote on firmware projects.
My next stop is Amaranth, a sane approach to a Hardware Description Language.
2022-02-24: USB Standards
2022-04-22: Address decoding and multiplexer
2022-04-25: Wishbone B4: Standard or Pipelined?
2022-05-11: FPGA ←SPI→ MCU: Crossing Clock Domains
2022-05-12: Interacting with FPGA hardware
2022-05-18: Different Clock Domains With Verilator
2022-07-06: Interface in Open-Source SystemVerilog Synthesis
2022-07-08: SystemVerilog structs as ersatz to interafces
2022-07-20: Sequential signals may hide combinational ones
2022-07-22: Memes: #fpga #verilog #yosys #nextpnr
2023-04-22: Mnemonics for transistors